Restatement to the Claims:

This is listing of claims as currently pending.

///

1. (Currently Amended) A system for channelizing an IF wideband input signal into separated channelized digital output signals, the system comprising,

a complex mixer for quadrature demodulation of the IF wideband input signal into a complex signal,

a polyphase clock generator for generating polyphase clock signals each having the same clocking signal that is staggered in phase over a clock cycle,

a parallel converter comprising a bank of samplers for respective sampling the complex signal into staggered sampled complex signals and comprising a bank of converters for converting the staggered sampled complex signals into respective sampled digital complex signals, each of the samplers of the bank of sampler sampling the complex signals at a rate of the clock cycle at a respective staggered phase, and

a parallel filter bank comprising a polyphase filter bank of filters for respective filtering the sampled digital complex signals into respective filtered complex signals and comprising a processor for transforming the filtered complex signals into the channelized digital output signals, the channelized digital output signals being separated from each other and corresponding to a respective plurality of frequency band signals of the IF wideband signal.

2. (Previously Presented) A system for channelizing an IF wideband input signal into separated channelized digital output signals, the system comprising,

a complex mixer for quadrature demodulation of the IF wideband input signal into a complex signal,

a polyphase clock generator for generating polyphase clock signals each having the same clocking signal that is staggered in phase over a clock cycle,

a parallel converter comprising a bank of samplers for respective sampling the complex signal into staggered sampled complex signals and comprising a bank of converters for converting the staggered sampled complex signals into respective sampled digital complex signals, each of the samplers of the bank of sampler sampling the complex signals at a rate of the clock cycle at a respective staggered phase, and

a parallel filter bank comprising a polyphase filter bank of filters for respective filtering the sampled digital complex signals into respective filtered complex signals and comprising a processor for transforming the filtered complex signals into the channelized digital output signals, wherein,

the processor is a Fast Fourier Transform processor for computing N point Fast Fourier transforms of the N filter complex signals once every clock cycle of $(f_s/N)^{-1}$ seconds.

3. (Previously Presented) The system of claim 2 wherein, the polyphase filter bank comprises a plurality of digital filters each of which is a finite impulse response filter. 4. (Previously Presented) The system of claim 2 wherein, the polyphase filter bank comprises a plurality of digital filters each of which is an infinite impulse response filter. 5. (Previously Presented) The system of claim 2 wherein, the input signal comprises a plurality of channel signals that are frequency division multiple access signals having a channel bandwidth, and the polyphase filter bank comprises a plurality of digital filters each of which having a bandwidth equal to 1/2 of a bandwidth of a respective channel signal in the input signal.

6. (Previously Presented) The system of claim 2 wherein, the input signal is an IF wideband signal communicating channel signals communicated within a channel bandwidth, the complex signal comprises I and Q quadrature baseband signals, the staggered sampled complex signals are staggered sampled I and Q quadrature baseband signals, the sampled digital complex signals are digitized staggered sampled I and Q quadrature baseband signals, the filtered complex signals are baseband channel signals within 1/2 of the channel bandwidth, and the channelized digital output signals are separated baseband channel signals.

7. (Original) A system for channelizing an IF wideband signal into 1 2 channelized digital output signals, the system comprising, a complex mixer for quadrature demodulation of the IF wideband 3 4 signal into a complex signal communicating channel signals communicated within a channel bandwidth, the complex signal 5 6 comprises I and Q quadrature baseband signals, 7 a polyphase clock generator for generating polyphase clock signals each of which having the same clocking signal that is 8 9 staggered in phase over a clock cycle, 10 a bank of samplers for respective sampling the I and Q baseband 11 quadrature signals into staggered sampled I and Q quadrature 12 signals, each of the samplers of the bank of sampler sampling the I 13 and Q quadrature signals at a rate of the clock cycle at a 14 respective staggered phase, 15 a bank of converters for converting the staggered sampled I and 16 Q quadrature signals into respective sampled digital I and Q 17 quadrature signals, 18 a polyphase filter bank of filters for respective filtering 19 the sampled digital I and Q quadrature signals into respective 20 filtered I and Q quadrature signals, and 21 a processor for transforming the filtered I and Q quadrature 22 signals into the channelized digital output signals, the 23 channelized digital output signals being separated from each other 24 and corresponding to a respective plurality of frequency band 25 signals of the IF wideband signal. 26

27

28 | ///

8. (Original) The system of claim 7 wherein,

the processor is a Fast Fourier Transform processor for computing N point Fast Fourier transforms of the N filter complex signals once every clock cycle of $(f_s/N)^{-1}$ seconds, and

the polyphase filter bank comprises a plurality of digital filters each of which is a finite impulse response filter.

9. (Original) The system of claim 7 wherein,

the IF wideband signal comprises a plurality of channel signals that are in frequency division multiple access signals having a channel bandwidth, and

the polyphase filter bank comprises a plurality of digital filters each of which having a bandwidth equal to 1/2 of a bandwidth of a respective channel signal in the input signal.

-7-